

Vishay Siliconix


RoHS

COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	100			
$R_{DS(on)}\left(\Omega\right)$	$V_{GS} = 5.0 V$	0.27		
Q _g (Max.) (nC)	12			
Q _{gs} (nC)	3.0			
Q _{gd} (nC)	7.1			
Configuration	Single			





FEATURES

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- · Logic-Level Gate Drive
- $R_{DS(on)}$ Specified at $V_{GS} = 4 V$ and 5 V
- 175 °C Operating Temperature
- · Fast Switching
- · Ease of Paralleling
- · Lead (Pb)-free Availble

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRL520PbF
	SiHL520-E3
SnPb	IRL520
	SiHL520

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \text{ °C}$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	100	v		
Gate-Source Voltage			V _{GS}			± 10
Continuous Drain Current	V _{GS} at 5.0 V	$T_C = 25 °C$ $T_C = 100 °C$		9.2		
	V _{GS} at 5.0 V	T _C = 100 °C	ID	6.5	A	
Pulsed Drain Current ^a			I _{DM}	36		
Linear Derating Factor			0.40	W/°C		
Single Pulse Avalanche Energy ^b		E _{AS}	170	mJ		
Avalanche Current ^a		I _{AR} 9.2		A		
Repetitive Avalanche Energy ^a			E _{AR}	6.0	mJ	
Maximum Power Dissipation	T _C = 25 °C		PD	60	W	
Peak Diode Recovery dV/dt ^c		dV/dt	5.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C		
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	C	
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 3.0 mH, R_G = 25 Ω , I_{AS} = 9.2 A (see fig. 12).

c. $I_{SD} \leq 9.2$ A, $dI/dt \leq 110$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RAT	TINGS								
PARAMETER	SYMBOL	TYP. MAX.			UNIT				
Maximum Junction-to-Ambient	R _{thJA}	- 62 0.50 -							
Case-to-Sink, Flat, Greasd Surface	R _{thCS}				°C/W				
Maximum Junction-to-Case (Drain)	R _{thJC}	- 2.5							
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherw	vise noted							
PARAMETER	SYMBOL	TES	T CONDIT	ONS	MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 2	250 μA	100	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C,	I _D = 1 mA	-	0.12	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$			1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 10 V			-	-	± 100	nA	
Zaura Olata Malkana Durain Olamani		V _{DS} = 100 V, V _{GS} = 0 V V _{DS} = 80 V, V _{GS} = 0 V, T _J = 150 °C		_S = 0 V	-	-	25		
Zero Gate Voltage Drain Current	IDSS			-	-	250	μA		
		V _{GS} = 5.0 V	I _D	= 5.5 A ^b	-	-	0.27	Ω	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4.0 V	I _D	= 4.6 A ^b	-	-	0.38		
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 5.5 A			3.2	-	-	S	
Dynamic									
Input Capacitance	C _{iss}		$V_{aa} = 0.V$		-	490	-		
Output Capacitance	C _{oss}		V _{GS} = 0 V, V _{DS} = 25 V,		-	150	-	pF	
Reverse Transfer Capacitance	C _{rss}	f = 1.	0 MHz, see	e fig. 5	-	30	-		
Total Gate Charge	Qg			-	-	12	nC		
Gate-Source Charge	Q _{gs}	$V_{GS} = 5.0 V$	$V_{GS} = 5.0 V$ $I_D = 9.2 J$		-	-		3.0	
Gate-Drain Charge	Q _{gd}		000 1	g. 6 and 13 ^b	-	-	7.1		
Turn-On Delay Time	t _{d(on)}				-	9.8	-		
Rise Time	t _r	V			-	64	-		
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 50 \text{ V}, \text{ I}_D = 9.2 \text{ A},$ $R_G = 9.0 \Omega, R_D = 5.2 \Omega, \text{ see fig. } 10^{\text{b}}$		-	21	-	ns		
Fall Time	t _f				-	27	-	1	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH		
Internal Source Inductance	L _S			-	7.5	-			
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	۱ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	9.2	А		
Pulsed Diode Forward Current ^a	I _{SM}			-	-	36			
Body Diode Voltage	V _{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 9.2 \ A, \ V_{GS} = 0 \ V^b$			-	-	2.5	V	
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 9.2 \text{ A}, \text{ dl/dt} = 100 \text{ A/}\mu\text{s}^b$		-	130	190	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.83	1.0	μC		
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-			-on is don	ninated by	y L _S and I	_D)	

Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



257

20us PULSE WIDT 175⁰C

101

'n =

V_{DS}, Drain-to-Source Voltage (volts)

Fig. 2 - Typical Output Characteristics, T_C = 175 °C

100




Fig. 4 - Normalized On-Resistance vs. Temperature

10

10

10-1

IRL520, SiHL520

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area

IRL520, SiHL520

Vishay Siliconix




Fig. 9 - Maximum Safe Operating Area




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

IRL520, SiHL520

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit







Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?91298</u>.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.